

11/20/00



Jc690 U.S. PTO

11.21.00

A

PATENT APPLICATION TRANSMITTAL LETTER

ATTORNEY'S DOCKET NO.
SIEBERT ET AL 2

TO THE COMMISSIONER OF PATENTS AND TRADEMARKS:

Transmitted herewith for filing is a patent application of DR. WOLFGANG SIEBERT, DR. PETER STORCKFOR: EPITAXIALLY COATED SEMICONDUCTOR WAFER AND PROCESS FOR PRODUCING IT

ENCLOSED ARE:

- ☐ _____ sheet(s) of formal drawing(s)
☐ _____ sheet(s) of informal drawing(s)
☒ an Assignment of the invention, with required cover sheet, to
 WACKER SILTRONIC GESELLSCHAFT FÜR HALBLEITERMATERIALIEN AG
☒ Priority is claimed under 35 USC 119 for the following application(s):
GERMANY Patent Appln. No.199 60 823.7 FILED ON DECEMBER 16, 1999
☒ a certified copy of the aforesaid application is enclosed.
☐ a certified copy of the aforesaid application will be submitted in due course.
☐ Associate Power of Attorney enclosed.

CLAIMS AS FILED

FOR	NUMBER FILED	NUMBER EXTRA	RATE	FEE
TOTAL CLAIMS	11 - 20	0	X \$18.00	\$ 0.00
INDEPENDENT CLAIMS 2 - 3		0	X \$80.00	\$ 0.00

BASIC FEE (\$710)

REDUCED FEE (\$345) ☐ Independent Inventor ☐ Small Business Concern \$710.00TOTAL FILING FEE: \$710.00

- ☐ Verified Statement of ☐ Independent Inventor ☐ Small Business Concern
☒ The Commissioner is hereby authorized to charge any additional fees which may be required at any time during the prosecution of this application without specific authorization, except for the Base Issue Fee, or credit any overpayment to Deposit Account No. 03-2468. A duplicate copy of this sheet is enclosed.
☒ A Check in the amount of \$710.00 is enclosed. This check covers:
☒ the filing fee
☐ the filing fee and the Assignment recordal fee.
☒ Other:
 1. Submission of Information Disclosure Statement Of Dr. Wolfgang Staudacher
 2. IDS Of Dr. Wolfgang Staudacher
 3. PTO-form 1449 w/copies of 7 references

Date November 20, 2000

Edward R. Freedman
 Allison C. Collard, Reg. No. 22,532
 Edward R. Freedman, Reg. No. 26,048
 COLLARD & ROE, P.C.
 1077 Northern Boulevard
 Roslyn, New York 11576-1696
 Telephone: (516) 365-9802

EXPRESS MAIL NO. EL 621 999 990 US

Date of Deposit November 20, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10, on the date indicated above, and is addressed to the Assistant Commissioner of Patents, Washington, D.C. 20231.

Lisa L. Vulpis
 Lisa L. Vulpis

Jc886 U.S. PTO

09/716708



11/20/00

09/716708 443000

UNITED STATES SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, DR. WOLFGANG SIEBERT, DR. PETER STORCK, both German citizens, reside at HERDERSTRASSE 20, D-84561 MEHRING, GERMANY; UNGHAUSEN 11a, D-84561 MEHRING, GERMANY; have invented certain new and useful improvements in a

EPITAXIALLY COATED SEMICONDUCTOR WAFER AND

PROCESS FOR PRODUCING IT

of which the following is a specification.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a semiconductor wafer with an epitaxial coating on a front surface which has a reduced number of localized light scatterers on the epitaxial layer, and to a cost-effective process for producing it. Semiconductor wafers of this type are suitable for use in the semiconductor industry, in particular for the fabrication of electronic components with line widths of less than or equal to 0.18 μm .

2. The Prior Art

A semiconductor wafer which is intended to be suitable in particular for the fabrication of electronic components with line widths of less than or equal to 0.18 μm must have a large number of special properties. Two particularly important properties of semiconductor wafers are the number of localized light scatterers (LLS) and the roughness (haze) on the surface on which semiconductor components are to be produced. When they are present in a certain number and size, LLS can lead to the failure of the components.

Monocrystalline semiconductor wafers with a layer of the same crystal orientation grown as a single crystal is a so-called epitaxial or epitaxially grown layer, on which semiconductor components are applied. For example a silicon wafer with a silicon layer, have certain advantages over semiconductor wafers made of a homogeneous material. Mention may first be made of the so-called latch-up problem, which can occur for example in CMOS circuits on homogeneous material and may lead to voltages in the transistors which may permit charge reversal and effect a short circuit of the component in question. A person skilled in the art is aware that this latch-up problem can be effectively prevented by the use of an epitaxially coated semiconductor wafer made of a heavily doped substrate wafer (low electrical resistance) and a weakly doped epitaxial layer (high resistance). This simultaneously brings about a desired gettering effect of the substrate and, moreover, reduces the area occupied by the component. Furthermore, in comparison with polished semiconductor wafers, epitaxially coated surfaces have a lower defect density, expressed as LLS, which may be so-called COPs (crystal-originated particles), for example, which generally leads to a higher yield of intact semiconductor components. Furthermore, epitaxial layers have no appreciable oxygen content, which precludes the risk of oxygen precipitates that potentially destroy circuits in regions relevant to components.

According to the prior art, epitaxially coated semiconductor wafers are produced from suitable intermediates by the process sequence of abrasive polishing - final polishing - cleaning - epitaxy. In this case, depending on the process control, the surface roughness is approximately 0.5 to 3 nm RMS (root mean square) after the stock removal polishing, measured by the atomic force microscope method (AFM) in a region of $1\text{ }\mu\text{m} \times 1\text{ }\mu\text{m}$, and approximately 0.05 to 0.2 nm RMS after the final polishing. Three- or four-stage polishing processes in which the roughness is progressively reduced are likewise known.

The patent application EP 684 634 A2 describes a variant procedure in which, in the material-removing polishing step, two different polishing fluids of different grain size are supplied one after the other before the semiconductor wafers are subjected to a final polishing step. Multistage polishing processes have the disadvantage that the production costs of the semiconductor wafers rise with each additional step.

The patent application EP 711 854 A1 describes a process for producing an epitaxially coated wafer by subjecting a sawn-lapped-etched silicon wafer to a stock removal polishing step in which a surface roughness of 0.3 to 1.2 nm RMS (AFM, $1\text{ }\mu\text{m} \times 1\text{ }\mu\text{m}$) is established. Then in order to reduce the costs, an epitaxial

silicon layer is deposited without a smoothing final polishing step being carried out. Although the epitaxial layer thus produced is comparable in its electrical properties to an epitaxial layer produced conventionally with the prior application of a final polishing step, there is the following result. The increase in localized light scatters on the epitaxially coated surface caused by the relatively high initial roughness nonetheless potentially leads to increased failure of components produced on these wafers.

SUMMARY OF THE INVENTION

Therefore, it is an object of the present invention to provide an epitaxially coated semiconductor wafer which is suitable for the fabrication of electronic components with line widths of less than or equal to $0.18\text{ }\mu\text{m}$. This wafer of the invention does not have the abovementioned disadvantages with regard to the number of localized light scatterers on the epitaxially coated surface, and which can be attained by means of a cost-effective production process. Furthermore, the further properties of the epitaxially coated semiconductor wafer should be at least equal to those of the epitaxially coated semiconductor wafers produced according to the prior art.

The present invention relates to a semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface, wherein the surface of the epitaxial layer has a maximum density of 0.14 localized light scatterers per cm^2 with a cross section of greater than or equal to $0.12 \mu\text{m}$, and the front surface of the semiconductor wafer, prior to the deposition of the epitaxial layer, has a surface roughness of 0.05 to 0.29 nm RMS, measured by AFM on a $1 \mu\text{m} \times 1 \mu\text{m}$ reference area.

The present invention also relates to a process for producing a semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface, which comprises the following process steps:

- (a) a stock removal polishing step as the only polishing step;
- (b) cleaning and drying of the semiconductor wafer;
- (c) pretreating of the front surface of the semiconductor wafer at a temperature of from 950 to 1250 degrees Celsius in an epitaxy reactor; and
- (d) depositing of the epitaxial layer on the front surface of the pretreated semiconductor wafer.

The combination of the process steps (a) to (c) conditions the surface of the front surface of the semiconductor wafer in such a way that the quality of the epitaxial layer which is subsequently grown corresponds at least to the requirements of the prior art with regard to the maximum number of localized light scatterers on the surface of the layer. However, the costs of a semiconductor wafer produced in accordance with process steps (a) to (d) are lower than those of a similar semiconductor wafer produced according to the prior art.

According to step (c) of the process, a semiconductor wafer which has been subjected to only one stock removal polishing step is pretreated in an epitaxy reactor in such a manner that, in a first step, native oxide is removed from the front surface of the semiconductor wafer as a result of the semiconductor wafer being exposed to a hydrogen atmosphere. In a second step, the surface roughness of the front surface of the semiconductor wafer is reduced as a result of gaseous HCl being introduced into the hydrogen atmosphere. In step (d) of the process, the semiconductor wafer which has been pretreated in this way is provided with an epitaxial layer. This epitaxial layer, by virtue of the preceding process steps, is at least the equal of the prior art with regard to the roughness of the epitaxially coated surface and the number of localized light scatterers. Hence this epitaxial layer has the

characteristics of similar semiconductor wafers which, however, have been produced using both stock removal polishing and final polishing (finishing).

Treating a semiconductor wafer in an HCl/H_2 atmosphere has already been described in a different context (*H.M. Liaw and J.W. Rose in: Epitaxial Silicon Technology, Academic Press Inc., Orlando Florida 1986, pages 71-73*).

In the process of the invention, the addition of a small amount of gaseous HCl to the hydrogen atmosphere which takes place in accordance with step (c) leads to significant smoothing of the surface of the semiconductor wafer, which has only undergone stock removal polishing. It is thought that the addition of only a small amount of HCl not only leads to silicon being removed by incipient etching, but also to redeposition of volatile chlorosilanes and recrystallization of silicon on the surface. In the process, silicon is moved from highly reactive areas to areas which are more favorable in terms of energy, leading to a considerable reduction in the roughness of the surface. If a higher HCl concentration is present, this effect is no longer observed, owing to the substantial removal of silicon as a result of etching and the associated roughening of the surface.

In principle, the process according to the invention can be used to produce a wafer-like body which is composed of a material which can be machined by the chemical mechanical single-side or double-side polishing process used and can be epitaxially coated. Silicon in monocrystalline form with a crystal orientation (100), (110) or (111), for example crystallized by a Czochralski or a float zone process, is preferred. In this case, the silicon contains a certain amount of dopant, a distinction being made between dopants from the 3rd main group of the Periodic System of the Elements, for example boron, which lead to p-type material, and elements from the 5th main group, for example phosphorus, arsenic or antimony, which lead to n-type material. Silicon or silicon/germanium is preferred as the material for the epitaxial coating. By virtue of its dopant content, the epitaxial coating generally differs in its electrical properties from electrical properties of the semiconductor wafer. However, this is not absolutely necessary. For example, it is also possible to grow an epitaxial layer without any dopant content. Within the scope of the invention, silicon wafers with an epitaxial coating of silicon are particularly preferred, where the silicon wafer and the epitaxial layer are either both of the p-type or both of the n-type.

The process is particularly suitable for the production of silicon wafers with diameters of, in particular, 200 mm, 300 mm,

400 mm and 450 mm and thicknesses of a few 100 μm to a few cm, preferably 400 μm to 1200 μm . The epitaxially coated semiconductor wafers can either be used directly as a starting material for the production of semiconductor components or can be supplied for their intended purpose after the application of back-surface seals or further treatment of the back surface by grinding, etching, polishing, etc., in each case according to the prior art. Of course, the invention can be applied not only to the production of wafers made from a homogeneous material but also to the production of semiconductor substrates constructed in a multilayer manner, such as SOI (silicon-on-insulator) wafers and so-called bonded wafers, although the cost advantage may be lost in this case.

The process is described further using the example of the production of a silicon wafer with an epitaxial coating of silicon on the front surface.

In principle, it is possible for a silicon wafer which has been sawn, for example by means of an annular sawing or wire sawing process, to be subjected directly to the process according to the invention. However, it is expedient and therefore preferred for the sharp, and therefore highly mechanically sensitive edge of the wafer to be rounded with the aid of a suitably profiled grinding wheel. Furthermore, it is possible, in order to improve the

geometry and partially abrade the destroyed crystal layers, to subject the silicon wafer to a mechanical abrasion step, such as lapping or grinding, in order to reduce the amount of material removed in the polishing step. It is preferred for the silicon wafer to be subjected to a surface-grinding step, where either one side is ground or both sides are ground sequentially or both sides are ground simultaneously. In order to remove the damage to the wafer surface and edge which has inevitably been produced in the mechanical process steps and in order to remove any impurities which may be present, an etching step may take place at this point. This etching step may be carried out either as a wet-chemical treatment of the silicon wafer in an alkaline or acidic etching mixture or as a plasma treatment. An acid etching step using a mixture of concentrated aqueous nitric acid and concentrated aqueous hydrofluoric acid, for example the embodiment described in the *German Patent Application Serial Number 198 33 257.2*, is preferred.

A particularly preferred starting material for the process sequence according to the invention is semiconductor wafers made of silicon with a diameter of greater than or equal to 200 mm, produced by sawing a single silicon crystal, followed by edge rounding, sequential surface grinding of both sides of the wafer, removing from 10 μm to 100 μm of silicon per side, and wet-chemical

etching in an acidic etching mixture, removing from 5 μm to 50 μm of silicon per side of the wafer.

Step (a) of the process sequence according to the invention:

To produce the epitaxially coated semiconductor wafers according to the invention, the wafers are subjected to only one stock removal polishing step, the polishing being carried out either on both sides simultaneously or on only one side of the wafer. A suitable polishing process for wafers which have been polished on two sides is described, for example, in the *Patent Application Serial Number 199 05 737.0*.

Step (b) of the process sequence according to the invention:

After the polishing step (a), the silicon wafers are removed from the polishing machine and subjected to cleaning and drying according to the prior art. The cleaning may be carried out either as a batch process with a multiplicity of wafers being cleaned simultaneously in baths or using a spray method, or as a single-wafer process.

Step (c) of the process sequence according to the invention:

The silicon wafers which have been treated as described in steps (a) and (b) are then subjected to a pretreatment in a reactor, which is also used for the subsequent epitaxial deposition of a silicon layer. During this pretreatment firstly the native oxide is removed from the surface, and then the surface roughness which is still present after the stock removal polishing is significantly reduced. The oxide is removed in a pure hydrogen atmosphere in a temperature range of from 950 to 1200 degrees Celsius, with a temperature range of from 1100 to 1150 degrees being preferred. The hydrogen flow rate is in a range from 1 to 100 SLM, preferably 50 SLM. The surface roughness is reduced by the addition of gaseous HCl to the hydrogen atmosphere at a temperature of from 950 to 1200 degrees Celsius, preferably 1100 to 1180 degrees Celsius, and particularly preferably at 1140 degrees Celsius. The concentration of the gaseous HCl is kept at such a low level that the etching rate is in a range from 0.01 $\mu\text{m}/\text{min}$ to 0.1 $\mu\text{m}/\text{min}$, the amount of material removed by etching being in a range from 0.01 to 0.2 μm , preferably from 0.01 to less than 0.1 μm .

Step (d) of the process sequence according to the invention:

The silicon wafers that have been treated in accordance with steps (a) to (c) are provided with an epitaxial silicon layer on at

least the front surface according to standard processes. This is preferably done using the CVD (chemical vapor deposition) process, in which silanes, for example silane (SiH_4), dichlorosilane (SiH_2Cl_2), trichlorosilane (SiHCl_3) or tetrachlorosilane (SiCl_4), are passed to the wafer surface, where they decompose to form elemental silicon and volatile byproducts at temperatures of from 600°C to 1250°C and form an epitaxial, that is to say monocrystalline, silicon layer grown in a crystallographically oriented manner on the semiconductor wafer. Silicon layers having a thickness of from $0.3\text{ }\mu\text{m}$ to $10\text{ }\mu\text{m}$ are preferred. The epitaxial layer may be undoped or doped in a targeted manner, for example with boron, phosphorus, arsenic or antimony, in order to set the conduction type and the desired conductivity.

After the epitaxial coating of at least the front surface of the semiconductor wafer has been carried out, preferably with silicon, a semiconductor wafer according to the invention is present which has a hydrophobic surface and can be supplied in this form for further processing for the purpose of producing integrated components. However, it is possible, although not absolutely necessary within the scope of the invention, to render the wafer surface hydrophilic in order to provide protection against contamination. That is to coat it with a thin oxide layer, for example an oxide layer having a thickness of approximately 1 nm ,

which is known as "native oxide" to the person skilled in the art.

In principle, this can be done in two different ways: on the one hand, the surface of the epitaxially coated semiconductor wafer can be treated with an oxidative gas, for example ozone, which can be carried out in the epitaxy chamber itself or in a separate installation. On the other hand, it is possible to render the surface hydrophilic in a bath installation with a bath sequence of the RCA type, followed by drying of the wafers.

After the process sequence (a) to (d) according to the invention has been carried out, semiconductor wafers which have been epitaxially coated at least on the front surface and have a haze-free surface are present. These wafers, before they are subjected to further processing for the purpose of producing semiconductor components, can be supplied to a stage for characterization of their properties. Measurements using an optical surface inspection apparatus of laser-based operation show a maximum density of 0.14 local light scatterers per cm^2 of epitaxially coated wafer surface and a surface roughness (haze) of less than 0.2 ppm.

If necessary, a laser-marking step for the purpose of identifying the wafer and/or an edge-polishing step may be added at a suitable point in the process sequence, for example before or

after grinding in the case of laser marking and before, during or after double-side polishing in the case of edge polishing. A series of further process steps which are required for certain products, such as for example the application of back-surface coatings of polysilicon, silicon dioxide and/or silicon nitride, can likewise be incorporated into the process sequence at the suitable points according to methods which are known to the person skilled in the art. Furthermore, it may also be desirable for the semiconductor wafer to be subjected to batch cleaning or individual-wafer cleaning according to the prior art and before or after individual process steps.

With regard to the further parameters which are customarily used to characterize wafers, they are well known to the person skilled in the art. These further parameters include for example metal contamination of the surface of the wafers and minority charge carrier lifetime, and also nanotopological properties. However, an epitaxially coated semiconductor wafer produced according to the invention has no disadvantages compared to an epitaxially coated semiconductor wafer which is produced according to the prior art with the application of a final polishing step prior to the deposition of the epitaxial layer.

An epitaxially coated semiconductor wafer produced according to the invention, in particular a silicon wafer with an epitaxial silicon coating, fulfills the requirements for the production of semiconductor components with line widths of less than or equal to 0.18 μm . The process according to the invention has proved to be an optimum solution for the production of epitaxially coated silicon wafers having the features outlined above. The geometry requirements imposed on the starting material are minimal, which reduces the demands imposed on the preliminary processes. The excellent wafer geometry which is obtained in the two-sided polishing is produced even after relatively little material has been removed. By virtue of the enhanced process reliability, together with a reduced risk of fracture, the wafers of the invention are produced in very high yields without cost-intensive steps for local geometry correction, for example by plasma etching, being necessary. This excellent wafer geometry is also completely preserved on the end product according to the invention as a result of the need to carry out a final polishing step being obviated.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The present invention will now be further described by reference to the following examples which are not to be deemed limitative of the present invention in any manner thereof.

All the examples and comparative examples described below relate to the production of silicon wafers with a diameter of (300 ± 0.2) mm, an oxygen content of $(6 \pm 1) \cdot 10^{17}$ atoms/cm³, and a boron doping which leads to a resistance in the range from 5 to 20 mΩ·cm, and which have an epitaxial silicon layer on the front surface with a boron doping which leads to a resistance in the range from 1 to 10 Ω·cm.

EXAMPLE (INVENTION)

300 mm silicon wafers with double-side polished surface, which had been polished and cleaned as described in steps (a) and (b), were available for this example. The roughness of the prepolished wafer was 0.7 nm RMS (AFM, 1 μm × 1 μm).

Step (c): the front surface of the semiconductor wafers was then subjected to a pretreatment prior to the epitaxial coating in the epitaxy reactor, with the aim of, in a first step, removing the native oxide on the front surface and, in a second step, drastically reducing the roughness on the surface, so that after epitaxial coating a semiconductor wafer with considerably improved properties in terms of surface roughness and number of localized light scatterers is available. This was achieved by the fact that, firstly, the native oxide was removed in a hydrogen atmosphere at

1120 degrees Celsius for one minute. Then, gaseous HCl was added to the hydrogen atmosphere for one minute at a temperature of 1140 degrees Celsius, with the aim of significantly reducing the roughness which is still present on the front surface. The etching rate was less than 0.04 $\mu\text{m}/\text{min}$, and the amount of material removed by etching was 0.04 μm . After this pretreatment according to the invention, the wafers had a surface roughness of approximately 0.17 nm RMS (AFM, 1 $\mu\text{m} \times 1 \mu\text{m}$).

Step (d): the semiconductor wafers which had been pretreated as described in step (c) were then provided with an epitaxially grown silicon layer on the front surface in the epitaxy reactor, where SiHCl_3 was used as the silicon component and the resistance was set by doping with diborane, B_2H_6 . At a reactor chamber temperature of 1140°C, a layer having a thickness of 3.2 μm was deposited at a deposition rate of 3 $\mu\text{m}/\text{min}$.

Characterization of the epitaxially coated silicon wafers:

The silicon wafers that had been epitaxially coated with silicon on the front surface were characterized with respect to their defects on the epitaxially coated front surface on a surface inspection apparatus of the SP1 type from KLA-Tencor operating according to the laser principle. The total number of LLS defects

greater than or equal to $0.12\text{ }\mu\text{m}$, with a mean value of 22 ± 15 , corresponded to $(0.03\pm 0.02)\text{ LLS/cm}^2$. This resulted in the DWN "dark field wide" channel, and the haze value was $0.06 \pm 0.03\text{ ppm}$.

COMPARATIVE EXAMPLE 1

The procedure utilized was that the wafers which had been polished on two sides in accordance with the method described in (a), after cleaning and drying, had a roughness of 0.7 nm RMS (AFM, $1\text{ }\mu\text{m} \times 1\text{ }\mu\text{m}$). Without the pretreatment described for the invention, following the epitaxial coating on the front surface, a mean value for the LLS defects greater than or equal to $0.12\text{ }\mu\text{m}$ in the DWN channel was 368 ± 124 , corresponding to $(0.52\pm 0.18)\text{ LLS/cm}^2$ was found. The haze value was $0.09 \pm 0.04\text{ ppm}$.

COMPARATIVE EXAMPLE 2

The procedure used was that the double-side polished wafers described in Comparative Example 1 were subjected to a pretreatment in the epitaxy reactor, where the HCl concentration was so high that the etching rate was $2\text{ }\mu\text{m/min}$ and a total of $2\text{ }\mu\text{m}$ of material was etched off the surface. Following epitaxial deposition of silicon, the following measured values were obtained: mean LLS

defect number on front surface greater than or equal to $0.12\text{ }\mu\text{m}$ in the DWN channel was 150 ± 45 , corresponding to $(0.21\pm 0.06)\text{ LLS/cm}^2$. The haze value was $1.2\pm 0.4\text{ ppm}$.

Further characterization of the wafers produced is as follows. The front surfaces, back surfaces and edges of the 300 mm silicon wafers produced according to the Example (Invention) and the two Comparative Examples were characterized with respect to metal contamination of the wafer surface and minority charge carrier lifetime and also nanotopological properties, using the standard methods which are known to the person skilled in the art. No statistically relevant deviations were observed between the Wafers of the Invention and the individual Comparative Examples test groups.

Accordingly, while a few embodiments of the present invention have been shown and described, it is to be understood that many changes and modifications may be made thereunto without departing from the spirit and scope of the invention as defined in the appended claims.

WHAT IS CLAIMED IS:

1. A semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface,

wherein a surface of the epitaxial layer has a maximum density of 0.14 localized light scatterers per cm^2 with a cross section of greater than or equal to 0.12 μm ; and

the front surface of the semiconductor wafer, prior to the deposition of the epitaxial layer, has a surface roughness of 0.05 to 0.29 nm RMS, measured by AFM on a 1 μm \times 1 μm reference area.

2. A process for producing a semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface, wherein the process comprises the following process steps:

(a) a stock removal polishing step as the only polishing step;

(b) cleaning and drying of the semiconductor wafer;

(c) pretreating of the front surface of the semiconductor wafer at a temperature of from 950 to 1250 degrees Celsius in an epitaxy reactor; and

(d) depositing of the epitaxial layer on the front surface of the pretreated semiconductor wafer.

3. The process as claimed in claim 2, comprising
polishing the front surface and the back surface of the
semiconductor wafer simultaneously during the stock removal
polishing.
4. The process as claimed in claim 2, comprising
polishing only the front surface of the semiconductor wafer
during the stock removal polishing.
5. The process as claimed in claim 2, comprising
carrying out the pretreating referred to in step (c)
immediately before the epitaxial depositing in the epitaxy reactor.
6. The process as claimed in claim 2, comprising
treating the semiconductor wafer, in a first step of the
pretreating according to step (c), in a hydrogen atmosphere at a
temperature of from 950 to 1250 degrees Celsius.
7. The process as claimed in claim 2, comprising
treating the semiconductor wafer, in a second step of the
pretreating according to step (c), at a temperature of from 950 to
1250 degrees Celsius in a hydrogen atmosphere to which gaseous HCl
has been admixed; and removing from 0.01 to 0.2 μm of material from

the surface of the semiconductor wafer at an etching rate of 0.01 $\mu\text{m}/\text{min}$ to 0.1 $\mu\text{m}/\text{min}$.

8. The process as claimed in claim 2,

wherein the epitaxial layer deposited in step (d) has a thickness of 0.3 μm to 10 μm and is deposited at a temperature of from 600°C to 1250°C.

9. The process as claimed in claim 2,

wherein the epitaxial layer deposited in step (d) is rendered hydrophilic using an oxidizing gas.

10. The process as claimed in claim 2,

wherein the epitaxial layer deposited in step (d) is rendered hydrophilic by wet-chemical means.

11. In a method for producing integrated semiconductor components, the improvement which comprises

utilizing an epitaxially coated semiconductor wafer produced by the process of claim 2 for producing said components.

ABSTRACT OF THE DISCLOSURE

A semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface, wherein the surface of the epitaxial layer has a maximum density of 0.14 localized light scatterers per cm^2 with a cross section of greater than or equal to 0.12 μm , and the front surface of the semiconductor wafer, prior to the deposition of the epitaxial layer, has a surface roughness of 0.05 to 0.29 nm RMS, measured by AFM on a 1 μm \times 1 μm reference area. There is also a process for producing a semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface. The process includes the following: (a) a stock removal polishing step as the only polishing step; (b) cleaning and drying of the semiconductor wafer; (c) pretreatment of the front surface of the semiconductor wafer at a temperature of from 950 to 1250 degrees Celsius in an epitaxy reactor; and (d) deposition of the epitaxial layer on the front surface of the pretreated semiconductor wafer.

Declaration and Power of Attorney for Patent Application
Erklärung für Patentanmeldungen mit Vollmacht
German Language Declaration

Als nachstehend benannter Erfinder erkläre ich hiermit an Eides statt:

dass mein Wohnsitz, meine Postanschrift, und meine Staatsangehörigkeit den im Nachstehenden nach meinem Namen aufgeführten Angaben entsprechen.

dass ich, nach bestem Wissen, der ursprüngliche, erste und alleinige Erfinder (falls nachstehend nur ein Name angegeben ist) oder ein ursprünglicher, erster und Miterfinder (falls nachstehend mehrere Namen aufgeführt sind) des Gegenstandes bin, für den dieser Antrag gestellt wird und für den ein Patent beantragt wird für die Erfindung mit dem Titel:

EPITAXIALLY COATED SEMICONDUCTOR WAFER AND
PROCESS FOR PRODUCING IT

deren Beschreibung
(Zutreffendes ankreuzen)

☒ hier beigefügt ist.
☐ am _____ unter der

Anmeldungsnummer _____
eingereicht wurde und am _____
abgeändert wurde (falls tatsächlich abgeändert).

Ich bestätige hiermit, dass ich den Inhalt der obigen Patentanmeldung, einschliesslich der Ansprüche, durchgesehen und verstanden habe, die eventuell durch einen Zusatzantrag wie oben erwähnt abgeändert wurde.

Ich erkenne meine Pflicht zur Offenbarung irgendwelcher Informationen, die für die Prüfung der vorliegenden Anmeldung in Einklang mit Absatz 37, Bundesgesetzbuch, Paragraph 1.56(a) von Wichtigkeit sind, an.

Ich beanspruche hiermit ausländische Prioritätsvorteile gemäss Abschnitt 35 der Zivilprozessordnung der Vereinigten Staaten, Paragraph 119, aller unten angegebenen Auslandsanmeldungen für ein Patent oder eine Erfindersurkunde, und habe auch alle Auslandsanmeldungen für ein Patent oder eine Erfindersurkunde nachstehend gekennzeichnet, die ein Anmeldedatum haben, das vor dem Anmeldedatum der Anmeldung liegt, für die Priorität beansprucht wird.

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

EPITAXIALLY COATED SEMICONDUCTOR WAFER AND
PROCESS FOR PRODUCING IT

the specification of which
(check one)

☒ is attached hereto.
☐ was filed on _____ as

Application Serial No. _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a)

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

German Language Declaration

Prior foreign applications
Vorherige Anmeldungen

Priority Claimed
Priorität beansprucht

<u>199 60 823.7</u>	<u>GERMANY</u>	<u>16 DECEMBER 1999</u>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Nummer)	(Land)	(Tag/Monat/Jahr eingereicht)	Ja	Nein
 	 	 	<input type="checkbox"/>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Nummer)	(Land)	(Tag/Monat/Jahr eingereicht)	Ja	Nein
 	 	 	<input type="checkbox"/>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Nummer)	(Land)	(Tag/Monat/Jahr eingereicht)	Ja	Nein

Ich beanspruche hiermit gemäss Absatz 35 der Zivilprozessordnung der Vereinigten Staaten, Paragraph 120, den Vorzug aller unten aufgeführten Anmeldungen, und falls der Gegenstand aus jedem Anspruch dieser Anmeldung nicht in einer früheren amerikanischen Patentanmeldung laut dem ersten Paragraphen des Absatzes 35 der Zivilprozessordnung der Vereinigten Staaten, Paragraph 112 offenbart ist, erkenne ich gemäss Absatz 37, Bundesgesetzbuch, Paragraph 1.56(a), meine Pflicht zur Offenbarung von Informationen an, die zwischen dem Anmeldedatum der früheren Anmeldung und dem nationalen oder PCT internationalen Anmeldedatum dieser Anmeldung bekannt geworden sind.

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

<u> </u>	<u> </u>
(Application Serial No.)	(Filing Date)
(Anmeldeseriennummer)	(Anmeldedatum)

<u> </u>	<u> </u>
(Status)	(Status)
(patentiert, anhängig, aufgegeben)	(patented, pending abandoned)

<u> </u>	<u> </u>
(Application Serial No.)	(Filing Date)
(Anmeldeseriennummer)	(Anmeldedatum)

<u> </u>	<u> </u>
(Status)	(Status)
(patentiert, anhängig, aufgegeben)	(patented, pending abandoned)

Ich erkläre hiermit, dass alle von mir in der vorliegenden Erklärung gemachten Angaben nach meinem besten Wissen und Gewissen der vollen Wahrheit entsprechen, und dass ich diese eidesstattliche Erklärung in Kenntnis dessen abgebe, dass wissentlich und vorsätzlich falsche Angaben gemäss Paragraph 1001, Absatz 18 der Zivilprozessordnung der Vereinigten Staaten von Amerika mit Geldstrafe belegt und/oder Gefängnis bestraft werden koennen, und dass derartig wissentlich und vorsätzlich falsche Angaben die Gültigkeit der vorliegenden Patentanmeldung oder eines darauferteilten Patentes gefährden können.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

German Language Declaration

VERTRETUNGSVOLLMACHT: Als benannter Erfinder beauftrage ich hiermit den nachstehend benannten Patentanwalt (oder die nachstehend benannten Patentanwälte) und/oder Patent-Agenten mit der Verfolgung der vorliegenden Patentanmeldung sowie mit der Abwicklung aller damit verbundenen Geschäfte vor dem Patent-und Warenzeichenamt:

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

ALLISON C. COLLARD, Registration No. 22,532

EDWARD R. FREEDMAN, Registration No. 26,048

FREDERICK J. DORCHAK, Registration No. 29,298

ELIZABETH COLLARD RICHTER, Registration No. 35,103

WILLIAM C. COLLARD, Registration No. 38,411

Telefonsprache bitte richten an:

(516) 365-9802

Postanschrift:



COLLARD & ROE, P.C.
1077 Northern Boulevard
Roslyn, New York 11576

Direct Telephone call to:

(516)365-9802

Send Correspondence to:

COLLARD & ROE, P.C.
1077 Northern Boulevard
Roslyn, New York 11576

<p>1. Full name of sole or first inventor (Voller Name des einzigen oder ursprünglichen Erfinders)</p> <p>DR. WOLFGANG SIEBERT</p>	<p>2. Full name of additional or joint inventor (if any) (Voller Name des Miterfinders) (falls zutreffend)</p> <p>DR. PETER STORCK</p>
<p>Inventor's Signature (Unterschrift des Erfinders)</p> <p style="text-align: right;">Date (Datum)</p> <p>X  X 10/31/00</p>	<p>Additional inventor's signature (Unterschrift des Miterfinders)</p> <p style="text-align: right;">Date (Datum)</p> <p>X  X 10/31/00</p>
<p>Residence (Wohnsitz)</p> <p>MEHRING, GERMANY</p>	<p>Residence (Wohnsitz)</p> <p>MEHRING, GERMANY</p>
<p>Citizenship (Staatsangehörigkeit)</p> <p>GERMAN</p>	<p>Citizenship (Staatsangehörigkeit)</p> <p>GERMAN</p>
<p>Post Office Address (Postanschrift)</p> <p>HERDERSTRASSE 20 D-84561 MEHRING GERMANY</p>	<p>Post Office Address (Postanschrift)</p> <p>UNGHAUSEN 11a D-84561 MEHRING GERMANY</p>